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A B S T R A C T
This research article exploits the power management algorithm in post-fault conditions for a six-phase
(quad) multilevel inverter. The drive circuit consists of four 2-level, three-phase voltage source inverter
(VSI) supplying a six-phase open-end windings motor or/impedance load, with circumstantial failure of
one VSI investigated. A simpliﬁed level-shifted pulse-width modulation (PWM) algorithm is developed
to modulate each couple of three-phase VSI as 3-level output voltage generators in normal operation.
The total power of the whole ac drive is shared equally among the four isolated DC sources. The devel-
oped post-fault algorithm is applied when there is a fault by one VSI and the load is fed from the remaining
three healthy VSIs. In faulty conditions the multilevel outputs are reduced from 3-level to 2-level, but
still the system propagates with degraded power. Numerical simulation modelling and experimental tests
have been carried out with proposed post-fault control algorithm with three-phase open-end (asym-
metrical induction motor/R-L impedance) load. A complete set of simulation and experimental results
provided in this paper shows close agreement with the developed theoretical background.
© 2015, Karabuk University. Production and hosting by Elsevier B.V. This is an open access article under
the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).
1. Introduction
AC power converters are affected by mechanical, thermal, and
electrical stresses. These stresses lead to component and system fail-
ures [1,2]. Failures include DC-link capacitors, voltage sensors,
semiconductor switches and control/gate driver circuits [3–6]. Hence,
fault tolerance is mandatory in ac drives power conversion, which
ensures fault detection, localization and isolation, allowing contin-
uous propagation [7–10]. Recently, the multi-phase ac machines
proved their arrival by the redundancy in conﬁguration, system re-
liability, and fault tolerance [11–15]. Further, formultiphase acmotor,
a minimum of two phases are suﬃcient to create a rotating ﬁeld
under circumstances when all other phases have failed [11,13].
Multilevel inverters are the prominent alternatives for classical
three-phase VSI [16,17], but still the reliability remains lower which
is the major drawback [18,19]. Still, the classical three-phase VSI
remains the most reliable choice, hence by properly arranging the
multiple VSIs, both multi-phase [20,21] and multilevel conﬁgura-
tion can be easily constructed [15,22–24].
A novel ac drive structure for six-phase (asymmetrical) open-
end winding asymmetric induction machine is proposed with the
capability to generate multilevel outputs [25]. But the PWM strat-
egies are adopted by the complex space vector modulation (SVM)
by the nearest three-vector approach to generate multilevel output
voltages and complex to implement with real time digital signal pro-
cessors (dsps). In this research paper, the same ac drive conﬁguration
is exploited for the developed post-fault condition with a simpli-
ﬁed multi-level (level-shifted PWM)modulation applied to regulate
each pair of 2-level VSIs to behave similarly to 3-level outputs. More-
over, the PWM scheme is easy to implement in industrial standard
dsp [25,26].
The power circuit consists of four standard 2-level VSIs with four
isolated DC sources and hence, the system is absolutely free of zero-
sequence components as shown in Fig. 1(a). Equivalent circuit in
terms of the three-phase space vectors are shown in Fig. 1(b). Beneﬁt
of the topology includes the reduction of construction cost by its
conventional structure; high reliability and reduced total harmonic
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distortion (THD) with lower dv/dt at the outputs; and the reduc-
tion of stress in the switches. In particular, topology is a viable
solution for the applicability of multiphase-phase ac motor/
generator (6-phase, 9-phase, etc.) and renewable energy systems
integration for more electric aircraft systems and high-power utili-
ties [12].
Complete ac drive system along the post-fault control strategy
algorithm with simpliﬁed multilevel PWM scheme is numerically
modelled in Matlab/PLECs simulation software. For experimental
veriﬁcations, the hardware prototype version is implemented with
two dsp TMS320F2812 processors and impedance load in open-
winding conﬁguration. Set of simulation and experimental results
are provided in this paper under different designed testing condi-
tions. Both the simulation and experimental results are always shown
in close agreement with developed theoretical background.
This paper is organized as follows: analysis of asymmetrical six-
phase open-winding induction motor drive circuit is illustrated in
section 2; simpliﬁed level-shifted multilevel modulation along with
theoretical background and power sharing principles are dis-
cussed in section 3; designed post-fault control strategies and
predictions are elaborated with theoretical developments in section
4; numerical simulation and experimental implementation results
are described with theoretical validation in section 5. Finally, section
6 concludes this research investigation.
2. Analysis of the proposed asymmetrical, six-phase, open-
winding induction motor drive
Fig. 1(a) shows the dual three-phase (six-phase asymmetrical)
open-winding induction motor fed from four three-phase VSIs with
isolated DC sources. Fig. 2(a) correspondingly represents the or-
thogonal rotatingmultiple space vectors equivalent circuit [21,27,28].
Complete behavior of the dual three-phase induction machine can
be written in stationary reference frames as:
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Since all DC sources are isolated, it is understood that the pro-
posed system is free of zero-sequence components. Now, the total
power P of the ac motor can be written as the sum of power of the
two three-phase open-windings P(1)-{1} and P(2)-{2} as [25]:
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The stator windings voltages v 1( ) and v 2( )are the sum of indi-
vidual inverter voltages (VSIH(1), VSIL(1) and VSIH(2), VSIL(2)), expressed
as:
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There are three degrees of freedom, which allows the total power
to be shared equally between the two three-phase open-end wind-
ings [25]. By ﬁrst degree of freedom ki, sharing of power (current)
between two three-windings {1} and {2} is predicted as follows:
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By second kv(1) and third kv(2) the degree of freedom that allows
the sharing of power (voltages) between the inverters (VSIH(1) and
VSIL(1)) and (VSIH(2) and VSIL(2)) of windings {1} and {2} is predicted
as follows:
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Hence, the total power can be equally shared among the four
VSIs which lead to 25% power demand from each VSI.
3. The PWM modulation strategy for the quad-inverter ac
drive system
In order to synthesize the reference voltage vectors v 1( ) and v 2( ) ,
proper multilevel PWM algorithm is required to modulate each
couple of VSIs and also to satisfy the power sharing between the
two windings [29–31], where techniques that suffer by zero-
sequence components require compensation in the PWM strategy.
Fig. 1. (a) Investigated conﬁguration of six-phase (quad) asymmetrical open-end
windings ac drive. (b) Equivalent three-phase space vectors circuit. (Healthy state.)
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An approach followed in Reference 32 provides proper multilevel
operation and good power sharing with two VSIs but adopted
complex space vector approach. Hence multilevel operation with
proper sharing can be easily generated by simpliﬁed level-shifted
modulation scheme.
The voltage reference vectors v 1( ) and v 2( ) corresponds to the
output voltages of two three-phase windings given by Eq. 7. By
inverse three-phase space vector decomposition approach, the ref-
erence voltage space vector of the two windings is determined as
[25]:
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Eq. 4 is synthesized using independent three-phase space vectors
as shown in Fig. 2(a) and (b) for inverters (VSIH(1), VSIL(1)) and the
same applies to inverters (VSIH(2), VSIL(2)). In balanced operation, the
sinusoidal voltages space vector vS ref1, determines the voltage limits,
with the condition v vS ref S ref3 5 0, ,= = leading to the following voltage
space vectors for the two sets of open-winding:
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Fig. 2. Space vector representation for VSIs of two three-phase open windings {1} and {2}: (a) Inverter VSIH(1), (b) Inverter VSIL(1), (c) Power sharing between inverter VSIH(1)
and VSIL(1). Inverters VSIH(1) and VSIL(1) voltage-level generated space vectors for the three-phase open-end two windings {1} and {2} under (d) healthy state, (e) one in-
verter faulty state.
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In Fig. 2(d), regular hexagon gives voltage limitation of each VSI
by the space vectors. For sinusoidal balanced voltages operation, the
voltage limit is restricted to 2 3 Vdc, with the outer circle radius
shown in Fig. 2(d). By the symmetry of the triangles, the analysis
can be limited to triangle OAB (shaded area) [32]. The sharing prin-
ciple is shown in Fig. 2(c) for proper power sharing with multilevel
waveforms.
Level-shifted pulse width modulation (PWM) is a well known
scheme which can be used in all types of multilevel inverters. For
l-levels there are (l − 1) carriers shifted by l/(l − 1)Vdc. Fig. 3(a) shows
a common single carrier and this carrier is compared with each
modulating signals for use in the corresponding part of the mul-
tilevel inverter. Implementation of the level-shifted PWM scheme
for inverters (VSIH(1), VSIL(1)) is shown in Fig. 3(a) and the corre-
sponding switching pattern is shown in Fig. 3(b) (OCD triangle). The
modulation that can be achieved using common triangular carri-
ers with the references of each VSI is given as:
v m V V
v m V V
H dc dc
L dc dc
1 1
1 1
2
2
1
( ) ( )
( ) ( )
= −( ) −
= −
⎧⎨⎪⎩⎪
⇒ { }cos
cos
;
θ π
θ
v m V V
v m V V
H dc dc
L dc dc
2 2
2 2
5 6 2
6 2
( ) ( )
( ) ( )
= −( ) −
= +( )−
⎧ cos /
cos
θ π
θ π
⎨⎪⎩⎪
⇒ { }2
(14)
4. Proposed post-fault tolerant strategy predictions
In a multiple ac drive connected system, if fault occurs in one
VSI, the concerned faulty unit will be completely isolated from the
source as well as from the load by the protective circuits, i.e. by-
pass switches/circuit breakers for continuous propagation of the
system. In this post-fault investigation, if one VSIL(1) predicted faulti-
ness, the ac drive continues to operate but the degrees of freedom
reduce from three degrees to two degrees and is represented in space
vector equivalent circuit given by Fig. 4(a). Now, the open-end wind-
ings conﬁguration collapses to three-phase star connected windings,
where VSIH(1) alone provides the power in windings {1}. But in wind-
ings {2}, where VSIH(2) and VSIL(2) provided the power, the two degrees
of freedom are now represented by kv(2) sharing voltage between
VSIH(2) and VSIL(2), and ki sharing current between two three-phase
windings {1} and {2}. Hence, according to Eq. 10 the post-fault prop-
agation is predicted as:
v
v v
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By Eq. 9, Eq. 11 and Eq. 15, VSIs individual power can be written
as:
Fig. 3. Level-shifted multilevel modulation scheme for inverters VSIH(1) (normal line)
and VSIL(1) (dotted line): (a) modulation signals for the three-phase open-winding
{1}, (b) switching pattern.
Fig. 4. Post-fault conﬁguration equivalent three-phase space vectors circuit: (a) one
failed inverter VSIL(1), vL(1) = 0, and (b) minimization of power loss VSIL(2), vL(2) = 0.
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Consequence of this fault will reduce the maximum output
voltage by half for the three-phase windings {1} from 2/√3Vdc to
1/√3Vdc, as clearly shown in Fig. 2(e). Overall, there is a 50% decre-
ment in maximum power of the ac drive system. In this
circumstance, a different control strategy can be adopted in this post-
fault operation with available three healthy VSIs (VSIH(1), VSIH(2), and
VSIL(2)). Two relevant investigations are developed: the ﬁrst one con-
cerns power loss minimization and the second one concerns
balanced power sharing among the three healthy VSIs (VSIH(1), VSIH(2),
and VSIL(2)). For investigation purposes Eq. 15 will be formulated in
numerical simulations/experimental test to represent this post-
fault condition without using any protective circuitries.
4.1. Minimization of power losses
The ﬁrst post-fault condition is adopted for the balanced sharing
of currents between the two windings {1} and {2}, which is ensured
by simply applying ki = 1/2. Voltage sharing coeﬃcient kv(2) synthe-
sizes voltage reference v(2) between inverters VSIH(2) and VSIL(2).
Subsequently, the usage of inverters (VSIH(2), VSIL(2)) is not optimal
from the point of inverter losses. The desired output voltage can
be synthesized with just one inverter (VSIH(2) or VSIL(2)), therefore
inverter VSIH(1) can propagate with just VSIH(2) and set VSIL(2) to zero
voltage output or vice versa, maintaining exactly the same charac-
teristics. Hence, the open-end windings conﬁguration collapses to
star connected in bothwindings {1} and {2}, represented by the space
vector equivalent circuit by Fig. 4(b). By Eq. 10 and Eq. 11, predic-
tion for the post-fault condition by Eq. 12 can be further written
as:
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For investigation purposes Eq. 17 will be formulated in numer-
ical simulations/experimental test to represent this ﬁrst post-
fault condition without using any protective circuitries.
4.2. Balanced power sharing among the healthy VSIs
The second the post-fault operating condition is adopted for
sharing equally the total power among the three healthy invert-
ers, VSIH(1), VSIH(2), and VSIL(2). To realize this post-fault condition,
unbalanced power sharing has to be created between the twowind-
ings {1} and {2}; hence 1/3 of the total power must be supplied by
each inverter. Through Eq. 9 to Eq. 11, Eq. 15 to Eq. 16, the post-
fault condition can be predicted as:
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For investigation purposes Eq. 19 will be formulated in numer-
ical simulations/experimental test to represent this second post-
fault condition without using any protective circuitries.
5. Numerical simulation and experimental implementation
results
Table 1 gives the main numerical simulation parameters of ac
motor drive system. Complete six-phase (quad) asymmetrical open-
end windings motor is numerically developed in PLECS/Matlab
simulation software. Table 2 gives the main hardware prototype pa-
rameters of quad-inverter system. For simplicity in implementation
with experimental task, tests are carried out by two DSP
TMS320F2812 processor, each one controlling two three-phase in-
verter (VSIH(1) and VSIL(1), VSIH(2) and VSIL(2)) with two three-phase
open-end impedance (R-L) load.
Fig. 5(a) provides the overall view of laboratory setup of proto-
type hardware modules and Fig. 5(b) shows the detailed view of
control units and thewhole six-phase (quad) inverter prototype hard-
ware system. DSP-1 performs all calculations as master control unit
andmodulates inverters (VSIH(1) and VSIL(1)). DSP-2 receives themodu-
lating signals from the DSP-1 acts as slave control unit andmodulates
inverters (VSIH(2) and VSIL(2)). Communication channel was framed
between two DSPs by data cables through multi-channel buffered
serial port (McBSP) and properly synchronized for transmitting/
receiving data between DSPs [33,34].
5.1. Investigation for performance in healthy condition
In this veriﬁcation test, the system is analysed in healthy state
for the whole time interval [0–90 ms]. Keeping all the sharing co-
eﬃcients to 1/2 as depicted in Fig. 6(a) and (b), it is ensured that
the total power is equally shared among the four VSIs with bal-
anced operation. To be noted, with the frequency set to 50 Hz,
modulation indexes of VSIH(1), VSIL(1), VSIH(2), VSIL(2) are
mH(1) = mL(1) = mH(2) = mL(2) = 0.9, i.e. m(1) = m(2) = 0.9.
Fig. 6(c) and (d) illustrates the simulation and experimental results
of the ﬁrst-phase voltages with fundamental component and phase
output currents v1(1) (windings {1} purple trace) and v1(2) (wind-
ings {2} turquoise trace). As predicted, multilevel waveforms with
9-levels appeared, since the modulation index is greater than 0.5
(Fig. 2(d)) and phase shift of 30° is observed.
Six-phase phase currents i123(1) (windings {1} purple traces) and
i123(2) windings {2} (turquoise traces) are shown in Fig. 6(c) (simu-
lation) and Fig. 6(d) (experimental). Currents are showing sinusoidal
Table 1
Simulation parameters of dual three-phase asymmetrical induction motor.
Prated =8 kW RS =0.51 Ω
IS, rated =16 Arms RR =0.42 Ω
VS,rated =125 Vrms LS1 =58.2 mH
ωS,rated =2π50 rad/s LR =58.2 mH
P =2 (pairs) M1 =56 mH
Table 2
Hardware parameters of quad-inverter system and six-phase open-winding loads.
MOSFETs (six in parallel per switch) Vishay Siliconix SUM85N15-19
MOSFET ratings VDSS = 150 V; RDS = 19 mΩ @ VGS = 10 V;
ID = 85A
Carrier frequency =2 kHz (Hardware)
DC-bus capacitance (4 banks) =12 mF
DC-bus voltage (4 in all) =52 V
Load impedance (open ends, 6 in all) =6 Ω
Load power factor (angle) =0.67 (48°)
Load rated current =10 A
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behavior and the same amplitude with correct 30° phase angle dis-
placements, hence proving the effectiveness of the modulation
strategy in healthy condition with balanced operating conditions
by numerical simulation test and conﬁrming experimental result.
But slightly six-phase currents unbalanced in amplitude could be
observed with experimental results, due to imperfectly balanced
impedances among six-phase.
5.2. Investigation for performance in post-fault conditions with one
failed inverter
Following two investigation tests shown in Figs. 7 and 8, post-
fault conditions were performed with healthy state [0–30 ms] and
faulty condition (red shock arrow) on inverter VSIL(1) by setting Eq. 15
(kv(1) = 1). At time instant t = 30ms the fault on inverter VSIL(1)occurs
and no further actions are taken (t = 30~60ms). Further, the two pro-
posed post-fault (redundancy) conditions (green straight arrow) is
adopted at time instant t = 60 ms with respect to the strategies
provided in sub-section 4.1 and sub-section 4.2. To be noted, the
frequency set to 25 Hz, modulation indexes of VSIH(1), VSIL(1), VSIH(2),
VSIL(2) are mH(1) = mL(1) = mH(2) = mL(2) = 0.32 i.e. m(1) = m(2) = 0.32.
5.2.1. Balanced power sharing between the two open-end windings
First post-fault condition was conducted to prove the effective-
ness of control strategy proposed in sub-section 4.1. Fig. 7(a) and
(b) shows the numerical simulation and experimental waveforms
variation of voltage and current sharing coeﬃcients when the fault
occurs (t = 30 ms, kv(1) turns to 1) and post-fault strategy (redun-
dancy) is applied (t = 60ms, kv(2) turns to 1) according to Eq. 17 and
Eq. 18. The current sharing coeﬃcient is set at ki = 1/2 and remains
unchanged.
Fig. 7(c) and (d) shows the numerical simulation and experi-
mental waveforms of artiﬁcial line-to-neutral voltages with
fundamental component of the ﬁrst-phase of VSIH(1), VSIL(1) (green,
red traces) and VSIH(2), VSIL(2) (gray, orange traces) respectively. When
the VSIL(1) fault occurs on it (kv(1) = 1 at t = 30ms), the output voltage
Fig. 5. Six-phase (quad) multiphase-multilevel drives system experimental setup: (a) working area in Lab and (b) overall view of two dsp TMS320F2812 controlled com-
plete ac drive system.
Fig. 6. (a) Simulated and (b) hardware generated waveforms (Healthy condition) of the proposed three degrees of freedom, voltage (turquoise, cyan traces) [0.25 units/
div], current sharing coeﬃcients (blue trace) [1 units/div]. First-phase output voltages with time scaled average components and three-phase currents of open-end two
windings {1} (i123(1) – purple traces), {2} (i123(1) – turquoise traces), (c) simulated [100 V/div, 10 A/div], (d) hardware [45 V/div, 10 A/div] generated waveforms.
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vL1(1) goes to zero, whereas for the voltage on the other side of three-
phase windings {1} provided by the inverter VSIH(1), its output voltage
vH1(1) doubles its value for balancing windings voltage. It is ob-
served during this condition voltages vH2(2) and vL2(2) on windings
{2} are unaffected. During faulty instantmodulation indexes of VSIH(1),
VSIL(1), VSIH(2), VSIL(2) are mH(1) = 0.64, mL(1) = 0, mH(2) = mL(2) = 0.32, i.e.
m(1) = m(2) = 0.32. Next, the ﬁrst post-fault control (redundancy) strat-
egy is applied, the VSIL(2) turned-off (kv(2) = 1 at t = 60ms), the output
voltage vL2(2) goes to zero, whereas for the voltage on the other side
of three-phasewindings {2} provided by the VSIH(2), its output voltage
vH2(2) doubles its value for the balancing windings voltage. Now, the
remaining active VSIH(1) and VSIH(2) provide the voltages vH1(1) and
vH2(2) with same amplitudes and the proper 30° phase angle shift
is observed. During this post-fault strategy modulation indexes of
VSIH(1), VSIL(1), VSIH(2), VSIL(2) are mH(1) = 0.64, mL(1) = 0, mH(2) = 0.64,
mL(2) = 0, i.e. m(1) = m(2) = 0.32.
Fig. 7(e) and (f) illustrates the numerical simulation and exper-
imental results of the ﬁrst-phase voltages with fundamental
component and phase output currents, v1(1) (purple trace) and v1(2)
(turquoise trace). As predicted, multilevel waveforms reduced from
9-levels to 5-levels appeared, since themodulation index lesser than
0.5 (Fig. 2(e)) and phase shift of 30° is observed.
Six-phase phase currents i123(1) (windings {1} purple traces) and
i123(2) (windings {2} turquoise traces) are shown in Fig. 7(e) (simu-
lation) and Fig. 7(f) (experimental). It is expected that practically
both voltages and currents are unaffected by the fault and tran-
sients by the power sharing. It is veriﬁed from both simulation and
experimental results that the total power is equally shared between
inverters VSIH(1) and VSIH(2) in this ﬁrst post-fault control strategy
according to Eq. 18.
5.2.2. Balanced power sharing among the three healthy VSIs
Second post-fault condition was conducted to prove the effec-
tiveness of the proposed control strategy in sub-section 4.2. Fig. 8(a)
and (b) shows the numerical simulation and experimental wave-
forms variation of voltage and current sharing coeﬃcients when the
fault occurs (t = 30 ms, kv(1) turns to 1) and post-fault strategy (re-
dundancy) is applied (t = 60 ms, ki turns to 1/3) according to Eq. 19
and Eq. 20. The current sharing coeﬃcient set at kv(2) = 1/2 and
remains unchanged.
Fig. 7. (a) Simulated and (b) hardware generated waveforms (Post-fault condition-I) of the proposed three degrees of freedom, voltage (turquoise, cyan traces) [0.25 units/
div], current sharing coeﬃcients (blue trace) [1 units/div]. Artiﬁcial ﬁrst-phase output voltages along with time scaled average components of VSIs, open-winding {1} (VSIH(1)
– green, VSIL(1) – red traces) and {2} (VSIH(2) – gray, VSIL(1) – yellow), (c) simulated [100 V/div], (d) hardware [45 V/div] generated waveforms. First-phase output voltages
with time scaled average components and three-phase currents of open-end two windings {1} (i123(1) – purple traces), {2} (i123(1) – turquoise traces), (e) simulated [100 V/
div, 10 A/div], (f) hardware [45 V/div, 2 A/div] generated waveforms.
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Fig. 8(c) and (d) shows the numerical simulation and experi-
mental waveforms of artiﬁcial line-to-neutral voltages with
fundamental component of the ﬁrst-phase of VSIH(1), VSIL(1) (green,
red traces) and VSIH(2), VSIL(2) (gray, orange traces) respectively. When
the VSIL(1) fault occurs on it (kv(1) = 1 at t = 30ms), the output voltage
vL1(1) goes to zero, whereas for the voltage on the other side of three-
phase windings {1} provided by the inverter VSIH(1), its output voltage
vH1(1) doubles its value for balancing windings voltage. It is ob-
served during this condition that voltages vH2(2) and vL2(2) on windings
{2} are unaffected. During faulty instantmodulation indexes of VSIH(1),
VSIL(1), VSIH(2), VSIL(2) are mH(1) = 0.64, mL(1) = 0, mH(2) = mL(2) = 0.32, i.e.
m(1) = m(2) = 0.32. Next, the second post-fault control (redundancy)
strategy is applied (ki = 1/3 at t = 60 ms), active VSIH(1), VSIH(2),
VSIL(2) provide the voltages with same amplitudes and the proper
30° phase angle shift is observed. During this second post-fault con-
dition modulation indexes VSIH(1), VSIL(1), VSIH(2), VSIL(2)) are
mH(1) = mL(1) = mH(2) = 0.32,mL(1) = 0, i.e.m(1) = 0.16,m(2) = 0.32. It is veri-
ﬁed from both simulation and experimental results that the VSIH(1),
VSIH(2), VSIH(1) provides the same power (voltages) observed
from their individual fundamental components of artiﬁcial
line-to-neutral voltages in this second post-fault control strategy
according to Eq. 20.
Fig. 8(e) and (f) illustrates the numerical simulation and exper-
imental results of the ﬁrst-phase voltages with fundamental
component and phase output currents, v1(1) (purple trace) and v1(2)
(turquoise trace). As predicted, multilevel waveforms reduced from
9-levels to 5-levels appeared, since themodulation index lesser than
0.5 (Fig. 2(e)) and phase shift of 30° is observed.
Six-phase phase currents i123(1) (windings {1} purple traces) and
i123(2) (windings {2} (turquoise traces) are shown in Fig. 8(e) (sim-
ulation) and Fig. 8(f) (experimental). The change of current sharing
coeﬃcient at t = 60 ms leads to increased currents in windings {2}
and decreased currents in windings {1}, according to Eq. 9. It is ex-
pected that practically both voltages and currents are unaffected by
the fault and transients by the power sharing.
6. Conclusion
This manuscript exploited the original developments of post-
fault original control strategies for ac drive system based on four
Fig. 8. (a) Simulated and (b) hardware generated waveforms (Post-fault condition-II) of the proposed three degrees of freedom, voltage (turquoise, cyan traces) [0.25 units/
div], current sharing coeﬃcients (blue trace) [1 units/div]. Artiﬁcial ﬁrst-phase output voltages along with time scaled average components of VSIs, open-winding {1} (VSIH(1)
– green, VSIL(1) – red traces) and {2} (VSIH(2) – gray, VSIL(1) – yellow), (c) simulated [100 V/div], (d) hardware [45 V/div] generated waveforms. First-phase output voltages
with time scaled average components and three-phase currents of open-end two windings {1} (i123(1) – purple traces), {2} (i123(1) – turquoise traces), (e) simulated [100 V/
div, 10 A/div], (f) hardware [45 V/div, 2 A/div] generated waveforms.
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three-phase VSI with simpliﬁed level-shifted PWM technique. The
whole six-phase (quad) inverter ac drive conﬁguration along with
control strategies are numerically implemented with PLECS/
Matlab simulation software. Experimental tasks are carried with two
DSP TMS320F2812 processors, controlling four VSIs with six-
phase open-winding impedances (R-L) as loads. In normal operation,
it is conﬁrmed that output voltage generated by the ac drive system
will be multilevel stepped waveforms which are equivalent to a
3-level VSI. The total power is shared with three degrees of freedom
among the four VSIs by currents and voltages to quadruple the power
capabilities. Further, it is veriﬁed that in the proposed post-fault con-
ditions (one failed inverter), the total power is reduced to half and
one degree of freedom is lost. Other two degrees of freedom are
effectively utilized to equally share the total power between the two
three-phase open-end winding (motor/R-L impedance) loads or
among the three healthy VSIs. Finally, both the obtained simula-
tion and experimental results show close agreement with the
developed theoretical predictions.
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